GALA (Globally Asynchronous - Locally Arbitrary) Design

نویسندگان

  • Victor Varshavsky
  • Vyacheslav Marakhovsky
چکیده

The problem of organizing the temporal behavior of digital systems is discussed. This problem is mainly associated with providing the interface between physical (natural) and logical (artificial) time. The most common method of interfacing is based on a system clock that removes physical time from the behavior models A number of algorithms that can be easily formulated in logical time present a great difficulty in the asynchronous case. The suggested GALA (Globally Asynchronous – Locally Arbitrary) design methodology is based on decomposing the system to a Processors Stratum and a Synchro-Stratum. The synchro-stratum acts as a distributed asynchronous clock that produces local synchro-signals for the processor stratum, which is basically a synchronous prototype. A synchro-stratum, like any asynchronous circuit, interacts with the external devices, including the processor stratum, by handshake. Every local device produces an acknowledgment signal and sends it to the synchro-stratum. The designer can use a wide range of methods to implement this signal (Locally Arbitrary): from a self-timed design to a built-in parallel delay. For various disciplines of prototype clocking, corresponding synchro-stratum implementations are suggested. The GALA methodology is illustrated on several design examples, such as a counter with constant response time, one-two-one track FiFo, arbitration-free counterflow processor architecture. “Problems are divided into unsolvable and trivial ones.” Mathematical folklore.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Enhanced GALS Techniques for Datapath Applications

Based on a previously reported request driven technique for Globally-Asynchronous Locally-Synchronous (GALS) circuits this paper presents two significant enhancements. Firstly, the previously required local ring oscillators are avoided. Instead, an external clock with arbitrary phase for each GALS block is used. Details of the required wrapper circuitry, the proposed design flow and performance...

متن کامل

Synchronous Design Flow for Globally Asynchronous Locally Synchronous Systems

– In this paper, we introduce an efficient design flow for Globally Asynchronous Locally Synchronous systems, which can be used by designers without prior knowledge of asynchronous circuits. The design flow starts with a high-level description model of the system in Simulink and ends with a hardware implementation in an FPGA or a standard-cell ASIC. We have developed a tool in MATLAB, so that t...

متن کامل

Design of a Restartable Crystal Controlled Clock for Use in a Globally Asynchronous, Locally Synchronous Design Methodology

This paper presents the design of a restartable crystal controlled clock. The clock generator is a critical component in a newly proposed blended design methodology which combines clockless and clocked subsystems and is a special case of a Globally Asynchronous Locally Synchronous (GALS) design strategy. The clock generator has been successfully implemented in the TSMC 0.25μm NWELL process, occ...

متن کامل

Practical Design of Globally-Asynchronous Locally-Synchronous Systems

In this paper we describe a complete design methodology for a globally asynchronous onchip communication network connecting both locally-synchronous and asynchronous modules. Synchronous modules are equipped with asynchronous wrappers which adapt their interfaces to the self-timed environment and prevent metastability. These wrappers are assembled from a concise library of predesigned technolog...

متن کامل

Design of an Interlock Module for Use in a Globally Asynchronous, Locally Synchronous Design Methodology

As the number of transistors on a single integrated circuit approach a billion, the problems of clock distribution, power consumption, multiple clock domains, meeting timing requirements, and reuse of subsystem designs grow ever more difficult. Coordinating a billion transistors with the present design methodologies will require hundreds of years of engineering time. A new design methodology is...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002